## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

e application of:

Steven H. Voldman

Group Art Unit: Unknown

Serial No.: Not assigned yet 10/707, 069

Examiner: unknown

Filed: Concurrently herewith 11/19/2003

For:

METHODOLOGY FOR PLACEMENT BASED ON CIRCUIT FUNCTION AND

LATCHUP SENSITIVITY

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT **UNDER 37 C.F.R. 1.56**

Sir:

Under provisions of 37 C.F.R. 1.97 through 1.99 and pursuant to applicant's duty of disclosure under 37 C.F.R. 1.56, applicants respectfully bring the documents listed on the attached Form PTO-1449 to the attention of the Examiner in charge of the above-identified application. A copy of the documents cited is enclosed for the convenience of the Examiner.

This citation does not constitute an admission that the cited references are relevant or material to the claims nor should it be construed as a representation that no other art than that identified exists. They are merely cited as constituting related art of which the applicant is aware.

It is respectfully requested that this documents be considered by the Examiner and formally made of record in this application.

Respectfully submitted,

Andrew M. Calderon

Reg. No. 38,093

McGuireWoods LLP 1750 Tysons Boulevard, Suite 1800 McLean, VA 22102 (703)712-5000

						·		
SUPPLEMENTAL FORM PTO-1449 (Modified)				ATTY. DOCKET NO. SERIAL NO. Unassigned				
LIST OF PATENTS AND PUBLICATION FOR APPLICANT'S INFORMATION DECLOSURED STATEMENT				APPLICANT: Steven H. Voldman				
(Use several sheets if necessary)				FILING DATE: GROUP: Unassigned				
REFERENCE DE	ESIGNATION	TRADELLAS	. PATE	ENT DOCUMENTS				
EXAMINER INITIALS	DOCUMENT NUMBER	DATE		NAME	CLASS SUBCLASS		FILING DATE (IF APPRO.)	
							<u> </u>	
			<u> </u>					<del>,</del>
		FOREI	IGN PA	ATENT DOCUMENTS	<b>-1</b>	!	,	
	DOCUMENT NUMBER	DATE	COLDITON	COLDITAL	CY A CC	CLIDOL AGG	TRANS	LATION
	NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	YES	NO
	отне	R ART (Includi	ing Aut	hor, Title, Date, Pertinent	Pages, etc	.)		
	T. Aoki, "A Practi Based CMOS/BiC	cal High-Latchu MOS LSI's", IE	ip Imm EEE Tra	unity Design Methodology insactions on Electron Device	for Internal ces, Vol. 40	Circuits in the , No. 8, Augus	Standard t 1993.	Cell-
	B. Basaran, et al., "Latchup-Aware Placement and Parasitic-Bounded Routing of Custom Analog Cells", IEEE, 1993.							
	H. de La Rochette, et al., "The Effect of Layout Modification on Latchup Triggering in CMOS by Experimental and Simulation Approaches"; IEEE Transactions on Nuclear Science, Vol. 41, No. 6, December 1994.							
	S. Bhattacharya, et al., "Design Issues for Achieving Latchup-free, Deep Trench-Isolated, Bulk, Non-Epitaxial, Submicron CMOS", IEDM, 1990.							
	M. Ker, et al., "New Experimental Methodology to Extract Compact Layout Rules for Latchup Prevention in Bulk CMOS IC's", IEEE Custom Integrated Circuits Conference, 1999.							
				cation for Cell Library to Imustom Integrated Circuits Co			bility in 1	Deep-
EXAMINER	···			DATE CONSIDERED				
EXAMINER: Ini	tial if reference consi ee and not considered	dered, whether o	or not ci	itation is in conformance wi	th MPEP 6 on to applic	09. Draw line ant.	through o	citation i